module mod (
  input  signed [7:0] iA,
  input  signed [7:0] iB,
  output signed [7:0] oMod 
);
    assign oMod = iA % iB;
endmodule